Demonstration of bias scheme for ferroelectric field-effect transistor (FeFET) based AND array operation

초록

In this study, we experimentally demonstrated a simplified write inhibition bias scheme for a ferroelectric fieldeffect transistor (FeFET) based AND array, which is the promising energy- and area -efficient memory. The write inhibition scheme that only employs the bit line (BL) voltages was optimized through the single cell FeFET measurements. The program and erase operations were confirmed to be apparently inhibited with the BL/source line (SL) voltages of 3.5 V/0 V, respectively. The suggested inhibition bias scheme was then applied to the 16 x 16 FeFET AND array for demonstrating its validity. It was clearly verified that selective program/erase operations were possible without modulating the SL voltages, suggesting its benefits in terms of area -efficiency.

키워드