Analysis of bias temperature instability in peripheral CMOS devices for low-temperature memory applications

  • Cho, Jung Rae
  • Go, Seung Won
  • Park, Jin Gyu
  • Yang, Tae Jun
  • Lee, Seon Haeng
  • ... Kim, Sangwan
  • 외 7명
Citations

WEB OF SCIENCE

0
Citations

SCOPUS

0

초록

In this study, the bias temperature instability (BTI) of peripheral complementary metal–oxide semiconductor devices in a cell-on-peri (COP) structure is investigated under cryogenic conditions. First, positive BTI (PBTI) in the nMOSFET is found to be more severe than negative BTI (NBTI) in the pMOSFET, despite the same overdrive voltage. This behavior is primarily attributed to the shorter carrier capture/emission time of the nMOSFET. Second, the threshold voltage shift ( ΔVth in the pMOSFET caused by NBTI increases as the temperature decreases from 300K to 77K. This trend differs from that of the nMOSFET and is reported here for the first time. It is attributed to increased Fowler–Nordheim (FN) tunneling and impact ionization, resulting from suppressed phonon scattering at low temperatures. Last of all, the nMOSFET exhibits hump characteristics due to PBTI.

키워드

Bias temperature instability (BTI)cell-on-peri (COP)cryogenic conditionhump characteristicHOT-CARRIER DEGRADATIONCRYOGENIC TEMPERATURESTHRESHOLD VOLTAGECIRCUITMOSFET
제목
Analysis of bias temperature instability in peripheral CMOS devices for low-temperature memory applications
저자
Cho, Jung RaeGo, Seung WonPark, Jin GyuYang, Tae JunLee, Seon HaengLee, Nam HyunLee, Dong KeunKim, YoonKang, Myoung gonBaek, Rock-HyunKim, Chang hyunKim, SangwanKim, Dae Hwan
DOI
10.1109/ACCESS.2025.3605829
발행일
2025
유형
Article
저널명
IEEE Access
13
페이지
156497 ~ 156503