Path sensitisation and gate sizing approach to low power optimisation

초록

A powerful circuit optimisation solution for high-performance and low-power design is presented. The proposed method combines path sensitisation and gate resizing approaches to reduce the power dissipation under a given timing constraint. The algorithm is tested on ISCAS-85 benchmark circuits, and up to 30% power reduction is achieved.