A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp

Citations

WEB OF SCIENCE

32
Citations

SCOPUS

34

초록

A 12 bit 50 MS/s 1.8 V pipelined CMOS analog-to-digital converter (ADC) based on a fully differential class-AB switched operational amplifier achieves low power consumption with a differential input voltage of 2.4 Vp-p. A global- loop dynamic common-mode feedback circuit enables fully differential class-AB operation with dynamic current switching for power reduction. The prototype ADC shows a peak signal-to-noise-and-distortion ratio of 64.0 dB and a peak spurious-free dynamic range of 76.6 dB for a 31 MHz input signal at 50 MS/s while the measured differential and integral nonlinearities are within +/- 0.26 LSB and +/- 0.72 LSB, respectively. The prototype ADC in a 0.18 mu m 1P6M CMOS process consumes 18.4 mW at 50 MS/s and 1.8 V occupying an active die area of 0.26 mm(2).

키워드

Analog-to-digital converter (ADC)class-ABfully differentiallow powersample-and-hold amplifier (SHA)-freeswitched operational amplifier (op-amp)PIPELINE ADC
제목
A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp
저자
Kim, Young-JuChoi, Hee-CheolAhn, Gil-ChoLee, Seung-Hoon
DOI
10.1109/JSSC.2009.2039534
발행일
2010-03
유형
Article
저널명
IEEE Journal of Solid-State Circuits
45
3
페이지
620 ~ 628