ScholarWorks@서강대학교

상세 보기

Unified Gate Freezing, Gate Sizing and Buffer Insertion for Low power CMOS Digital circuit Design

제목
Unified Gate Freezing, Gate Sizing and Buffer Insertion for Low power CMOS Digital circuit Design
저자
김주호
발행일
2004-07-01
학회명
AWAD 2004

ScholarWorks@서강대학교

04107 서울특별시 마포구 백범로 35 (신수동) 서강대학교 Tel. 02-705-8114

COPYRIGHT © 서강대학교 All Rights Reserved.

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.

You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.