ScholarWorks@서강대학교

상세 보기

A 1.8-6 Gb/s dual-loop Clock and data recovery circuit (CDR) without replica VCO

제목
A 1.8-6 Gb/s dual-loop Clock and data recovery circuit (CDR) without replica VCO
저자
범진욱
발행일
2015-11-04
학회명
INTERNATIONAL SOC DESIGN CONFERENCE

ScholarWorks@서강대학교

04107 서울특별시 마포구 백범로 35 (신수동) 서강대학교 Tel. 02-705-8114

COPYRIGHT © 서강대학교 All Rights Reserved.

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.

You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.