A CMOS Analog Front-End for Hall Sensor Readout IC

Citations

SCOPUS

0

초록

This paper presents a CMOS analog front-end (AFE) for hall sensor readout IC. A three- operational amplifier-based instrumentation amplifier (IA) is employed for low noise amplification with high common mode rejection ratio. To address the input offset of the hall magnetic sensor, an internal offset cancellation circuit using a R-2R DAC is adopted. A 2nd order incremental ADC is used to convert the amplified analog input into 16-bit digital output. The proposed AFE is implemented in an 80nm CMOS process. It achieves a 6.8nV2 of the output noise power at a voltage gain of 40V/V and consumes 16.8mW from a 2.8V power supply. © 2024 IEEE.

키워드

analog front-end (AFE)analog-to-digital converter (ADC)Hall sensorincrementalinstrumentation amplifier (IA)
제목
A CMOS Analog Front-End for Hall Sensor Readout IC
저자
Cho, Kang-IlBoo, Jun-HoLim, Jae-GeunAhn, Gil-Cho
DOI
10.1109/ICEIC61013.2024.10457102
발행일
2024
유형
Conference Paper
저널명
2024 International Conference on Electronics, Information, and Communication, ICEIC 2024