Delay Impact on Process Variation of Interconnect throughout technology scaling

초록

As the feature size of integrated circuits decreases, interconnect delay has become one of the major factors on performance. This research was conducted to verify the delay impact of interconnect variation throughout technology scaling. Process variations and timing models are considered simultaneously at various semiconductor technologies. Experimental results show the interconnect variation has a great effect on circuit performance especially below 10 nm design.

키워드