A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration

Citations

WEB OF SCIENCE

14
Citations

SCOPUS

23

초록

This paper describes a 12-b 120-MS/s dual-channel pipeline analog-to-digital converter (ADC) for high-speed video signal processing. A simple digital midcode calibration technique is proposed to eliminate an offset mismatch between two channels. The proposed sample-and-hold-amplifier-free architecture with correlated input sampling networks enables wideband signal sampling while effectively reducing a gain mismatch between channels. The prototype ADC implemented in a 0.13-mu m CMOS technology achieves a peak signal-to-noise-and-distortion ratio of 61.1 dB and a peak spurious-free dynamic range of 74.7 dB for input frequencies up to 60 MHz at 120 MS/s. The measured differential and integral nonlinearities are within +/- 0.30 LSB and +/- 0.95 LSB, respectively. The ADC occupies an active die area of 0.56 mm(2) and consumes 51.6 mW at a 1.2 V power supply.

키워드

Analog-to-digital converter (ADC)CMOS analog integrated circuitcomparator offsetdual channelinput sampling networklow powermidcode calibrationsample-and-hold amplifier (SHA) freeswitched operational amplifier (op-amp)TIME-INTERLEAVED ADCPIPELINE ADCCONVERTERMISMATCH10-BIT
제목
A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration
저자
Choi, Hee-CheolKim, Young-JuAhn, Gil-ChoLee, Seung-Hoon
DOI
10.1109/TCSI.2009.2015200
발행일
2009-05
유형
Article; Proceedings Paper
저널명
IEEE Transactions on Circuits and Systems I: Regular Papers
56
5
페이지
894 ~ 901