상세 보기
초록
This paper presents a capacitive load driving buffer which has a high slew-rate. To achieve a higher slew-rate while consuming a lower power, the proposed amplifier utilizes dual positive feedback loops which dynamically increase driving current only when transient occurs. These two positive feedback loops are designed to be correlated for a higher slew-rate. The proposed amplifier was designed in 0.18 mu m CMOS process and it accomplished the highest figure-of-merit (FOM) of 1195 among state-of-the-art amplifiers.
키워드
Capacitive-load dirving buffer amplifer; high slew-rate; positive feedback loops; Sinlge-stage Amplifier
- 제목
- A High Slew-rate Wide-range Capacitive Load Driving Buffer Amplifier with Correlated Dual Positive Feedback Loops
- 저자
- Oh, Young-Ju; Park, Hyo-Jin; Cho, Joo-Mi; Choi, Hyeon-Ji; Park, Su-Min; Lee, Chan-Ho; Baik, Esun; Lee, Chan-Kyu; Ahn, Ho-Chan; Hong, Sung-Wan
- 발행일
- 2022-10
- 유형
- Proceedings Paper
- 저널명
- 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC)
- 페이지
- 231 ~ 232